About: Elbrus-2S+

An Entity of Type: SemiconductorDevice104171831, from Named Graph: http://dbpedia.org, within Data Space: dbpedia.org

Elbrus-2S+ (Russian: Эльбрус-2С+) is a multi-core microprocessor based on the Elbrus 2000 architecture developed by Moscow Center of SPARC Technologies (MCST). There are multiple reports regarding the evolution of this technology for the purpose of import substitution in Russia, which was raised by several ministries in July 2014, due to economic sanctions in response to 2014 pro-Russian unrest in Ukraine. In December 2014, it was announced that Mikron Group started pilot production of a dual-core variant of this microprocessor called Elbrus-2SM (Russian: Эльбрус-2СМ) using a 90 nanometer CMOS manufacturing process in Zelenograd, Russia.

Property Value
dbo:abstract
  • Elbrus-2S+ (Russian: Эльбрус-2С+) is a multi-core microprocessor based on the Elbrus 2000 architecture developed by Moscow Center of SPARC Technologies (MCST). There are multiple reports regarding the evolution of this technology for the purpose of import substitution in Russia, which was raised by several ministries in July 2014, due to economic sanctions in response to 2014 pro-Russian unrest in Ukraine. In December 2014, it was announced that Mikron Group started pilot production of a dual-core variant of this microprocessor called Elbrus-2SM (Russian: Эльбрус-2СМ) using a 90 nanometer CMOS manufacturing process in Zelenograd, Russia. (en)
  • Эльбрус-2С+ — российский гибридный микропроцессор фирмы МЦСТ, содержащий 2 основных ядра с архитектурой «Эльбрус», работающих на частоте 500 МГц, и 4 дополнительных ядра встроенного цифрового сигнального процессора с архитектурой Мультикор. Изначально производился на фабрике TSMC в Синьчжу, Тайвань, но в конце 2014 года появилась модификация Эльбрус-2СМ (проектное название: Эльбрус-1С) без блока DSP, адаптированная для производства на фабрике «НИИМЭ и Микрон» в Зеленограде. На 2021 год, процессор более недоступен к заказу. (ru)
dbo:thumbnail
dbo:wikiPageExternalLink
dbo:wikiPageID
  • 34315406 (xsd:integer)
dbo:wikiPageLength
  • 15657 (xsd:nonNegativeInteger)
dbo:wikiPageRevisionID
  • 1115600485 (xsd:integer)
dbo:wikiPageWikiLink
dbp:arch
dbp:designfirm
dbp:fastUnit
  • MHz (en)
dbp:fastest
  • 800 (xsd:integer)
dbp:manuf
dbp:name
  • Elbrus-2S+ (en)
dbp:numcores
  • 6 (xsd:integer)
dbp:sizeTo
  • 0.09
dbp:slowUnit
  • MHz (en)
dbp:slowest
  • 300 (xsd:integer)
dbp:wikiPageUsesTemplate
dcterms:subject
gold:hypernym
rdf:type
rdfs:comment
  • Elbrus-2S+ (Russian: Эльбрус-2С+) is a multi-core microprocessor based on the Elbrus 2000 architecture developed by Moscow Center of SPARC Technologies (MCST). There are multiple reports regarding the evolution of this technology for the purpose of import substitution in Russia, which was raised by several ministries in July 2014, due to economic sanctions in response to 2014 pro-Russian unrest in Ukraine. In December 2014, it was announced that Mikron Group started pilot production of a dual-core variant of this microprocessor called Elbrus-2SM (Russian: Эльбрус-2СМ) using a 90 nanometer CMOS manufacturing process in Zelenograd, Russia. (en)
  • Эльбрус-2С+ — российский гибридный микропроцессор фирмы МЦСТ, содержащий 2 основных ядра с архитектурой «Эльбрус», работающих на частоте 500 МГц, и 4 дополнительных ядра встроенного цифрового сигнального процессора с архитектурой Мультикор. Изначально производился на фабрике TSMC в Синьчжу, Тайвань, но в конце 2014 года появилась модификация Эльбрус-2СМ (проектное название: Эльбрус-1С) без блока DSP, адаптированная для производства на фабрике «НИИМЭ и Микрон» в Зеленограде. На 2021 год, процессор более недоступен к заказу. (ru)
rdfs:label
  • Elbrus-2S+ (en)
  • Эльбрус-2С+ (ru)
owl:sameAs
prov:wasDerivedFrom
foaf:depiction
foaf:isPrimaryTopicOf
is dbo:wikiPageRedirects of
is dbo:wikiPageWikiLink of
is dbp:predecessor of
is foaf:primaryTopic of
Powered by OpenLink Virtuoso    This material is Open Knowledge     W3C Semantic Web Technology     This material is Open Knowledge    Valid XHTML + RDFa
This content was extracted from Wikipedia and is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License