Sougata Bhattacharjee

Just a thought RTL Design has few logics which is not required as per the design specifications, this portion of code gets excluded in code coverage analysis. By knowing this fact we still synthesis the logic and it increases the gate counts. but functionaly this logic has no use. Now can this be a area for AI based tool to discard that portion of logic during synthesis and we reduce the gate count?

22

AXI is a multi channel bus which is popularly used as an interfacing protocol between multiple IP's and is useful both in RTL design and ASIC Verification. Below are the key concepts which are needed to understand AXI protocol in depth. [1] Difference between AXI and AHB. Number of Channels used in AXI. Why there is no separate Read response on AXI. [2] What are out of order and outstanding transaction in AXI. [3] What is the address boundary that slave can access in AXI. [4] Transfer mechanism for Write / Read with / without delay. [5] Valid and Ready hand shaking mechanism. What is deadlock condition. How to overcome it. [6] Difference b/w Incrementing and Wrapping Burst. What is a Fixed Burst type. [7] Difference b/w Bufferable and Cacheable type of transaction in AXI. [8] Complete understanding of Exclusive access phenomenon. Difference b/w OKAY and EXOKAY response. [9] What is a Locked access in AXI3. Why it is removed in AXI4. [10] What are the conditions for SLVERR and DECERR. [11] What is a QOS support for AXI4. What are the significance of AxREGION and AxUSER in AXI4. [12] Difference b/w AXI3 and AXI4. [13] What is a write interleaving method in AXI3 and why it's removed in AXI4. #vlsi #asic #semiconductorindustry #electricalengineering

179

3 Comments

Whether you dream of launching your own startup or climbing the corporate ladder, Tejas fuels your ambition with the knowledge, skills, and confidence to turn your dreams into reality. Conquering the complexities of VLSI design isn't easy, but with Tejas by your side, you'll emerge stronger and more confident than ever before. They say your network is your net worth, and at Tejas, you'll rub shoulders with industry experts, fellow enthusiasts, and potential employers. Beyond VLSI, Tejas equips you with essential skills like problem-solving, critical thinking, and effective communication. These are the building blocks of success in any field, setting you up for a lifetime of achievement. Tejas is your launchpad to success. Join us, and let's embark on this transformative journey together! Indian Institute of Technology, Roorkee, Truechip, #electronicsolvers #electronicos #electronics #electronicsengineering #arduinoproject #arduinouno#circuittraining #circuit #electrical #electronic #arduino #arduinofun #electronicengineering #technology #electrical #solarpanel #vlsi #vlsijobs #vlsidesign #semiconductor #vlsiinstitutebanglore #reelitfeelit #ChipEdgeEducation #TechSkills #FutureOfChipDesign #semiconductors #vlsi #futurewiz #vlsijobs

7

1 Comment

Whether you dream of launching your own startup or climbing the corporate ladder, Tejas fuels your ambition with the knowledge, skills, and confidence to turn your dreams into reality. Conquering the complexities of VLSI design isn't easy, but with Tejas by your side, you'll emerge stronger and more confident than ever before. They say your network is your net worth, and at Tejas, you'll rub shoulders with industry experts, fellow enthusiasts, and potential employers. Beyond VLSI, Tejas equips you with essential skills like problem-solving, critical thinking, and effective communication. These are the building blocks of success in any field, setting you up for a lifetime of achievement. Tejas is your launchpad to success. Join us, and let's embark on this transformative journey together! #electronicsolvers #electronicos #electronics #electronicsengineering #arduinoproject #arduinouno#circuittraining #circuit #electrical #electronic #arduino #arduinofun #electronicengineering #technology #electrical #solarpanel #vlsi #vlsijobs #vlsidesign #semiconductor #vlsiinstitutebanglore #reelitfeelit #ChipEdgeEducation #TechSkills #FutureOfChipDesign #semiconductors #vlsi #futurewiz #vlsijobs #vlsidesign

5

the capacitor makes this circuit a low pass filter, as the author suggested the then reduces noise but even if one doesn't necessarily need a low pass filter, it improves phase margin of the feedback configuration (or is high pass in feedback) - very useful for marginally stable designs

3

Proper layout of decoupling capacitors is crucial for ensuring their effectiveness in reducing noise, stabilizing voltage, and improving overall circuit performance. Here are some key guidelines for laying out decoupling capacitors in a PCB design: 1. Placement Close Proximity: Place decoupling capacitors as close as possible to the power supply pins of the IC they are intended to decouple. The shorter the distance between the capacitor and the IC, the lower the inductance and resistance of the connection. Direct Path: Ensure that the connections between the capacitor, the power pin of the IC, and the ground are as short and direct as possible. This minimizes parasitic inductance and resistance, which can degrade the capacitor's performance. Multiple Capacitors: For large or complex ICs, use multiple decoupling capacitors distributed around the IC. This helps to provide effective decoupling at various points around the IC. 2. Via and Trace Considerations Minimize Inductance: Use wide traces and multiple vias to connect the decoupling capacitors to the power and ground planes. This reduces inductance and ensures a low-impedance path. Ground Plane: Connect the capacitor directly to a solid ground plane rather than running long traces to the ground. This provides a low-impedance return path for high-frequency currents. Via Placement: Place vias close to the capacitor pads to minimize the inductance of the connection. If possible, use multiple vias to further reduce inductance. 3. Capacitor Values and Types Broad Frequency Range: Use capacitors with different values (e.g., 0.1 µF, 1 µF, 10 µF) in parallel to cover a wide range of frequencies. Smaller value capacitors are more effective at higher frequencies, while larger values are better for lower frequencies. Low ESR: Choose capacitors with low Equivalent Series Resistance (ESR) for better high-frequency performance. 4. Grounding Strategy Local Grounding: Ensure that each decoupling capacitor has a good connection to the local ground plane. This helps to provide a low-impedance return path for high-frequency currents. Avoid Ground Loops: Ensure that the ground connections of decoupling capacitors do not form large loops, which can act as antennas and pick up noise. 5. Power Distribution Power Planes: Use solid power planes instead of long traces for power distribution. This reduces the impedance of the power supply network and improves decoupling performance. Bypass Capacitors: Use bypass capacitors along with decoupling capacitors to further stabilize the power supply. Bypass capacitors are typically placed near voltage regulators and other power supply components. 6. Thermal Considerations Thermal Management: Ensure that decoupling capacitors are not placed in areas of the PCB that experience excessive heat, as this can affect their performance and reliability. #pcb #design #palcement #vias #plane #ESR #capacitor #inductor #traces #plane

21

Common Resource Block (CRB) in 5G-NR 1. CRBs are set of RBs which occupy channel bandwidth and they are defined for each subcarrier spacing. 2. CRBs provide the RB numbering throughout the carrier bandwidth while PRBs provide RB numbering within each BWP. 3. They are numbered from 0 in upward direction where CRB 0 is located at lower side of Channel Bandwidth. 4. The CRBs associated with each and every SCS are aligned at Point A  i.e., the center of subcarrier 0 of CRB 0 for each subcarrier spacing coincides with Point A. 5. From figure, the CRB edges for different SCS are not aligned. The CRB edge with SCS = 2∆f is shifted by ∆f kHz as compared to CRB edge with SCS= ∆f. For example, the CRB edge with SCS= 30kHz is shifted by 7.5kHz as compared to CRB edge with SCS= 15kHz. 6. UE determines the position of 'Point A' using ARFCN provided by SIB1 or dedicated signalling from gNB. SIB1 provides the FrequencyInfoDL-SIB parameter including IE "offset to carrier value" specifying the number of RBs between 'Point A' and subcarrier 0 and also IE 'carrierBandwidth' that specifics the number of RBs which are available.  #5g #5gnetwork #5gnr #communication #5gtechnology

23

Important methods in Digital Design to optimize Boolean logic in VLSI: To minimise or optimise the Boolean expression of digital logic theorems and laws related to digital logic or K-map, reduction techniques should be adopted as per the need. When the number of variables are four in a sop or pos expression, k map can able to reduce them easily. Even upto five variable and maximum upto 6 variables K map can able to perform quite efficiently. For 5 variable(ABCDE), 32 combinations are possible so two blocks of 4 variable k map are built from (0 to 15) and (16 to 31) and for BCDE, A is taken for both 0 and 1. For 6 variables, 64 combinations are possible, so mapping is done on the basis of four, four variable k map. But beyond that k map technique fails to meet the demand. So here comes the tabulation method. ✓ Tabulation method: Tabulation method in digital logic is necessary to optimise the Boolean expression when the number of variables are large, to be more precise more than six. There are two approaches to this. [1] Variable Entered Mapping (VEM) : VEM is just an extension of the K map approach where a dummy variable is AND ed with each of the minterm or the maxterm of the expression for either assertion or de assertion. That particular dummy variable can be customised according to needs and can be either on and off . Instead of filling up the mappings with corresponding 1's and 0's, VEM contain function of variables. [2] Quine-McCluskey Method: This is a another tabular method and is particularly used when both K map and VEM approach fails. The concept behind Quine-McCluskey method is the combining method approach where AB(bar) + AB = A(B + B(bar)) = A. ✓ Combine all the minterm of the expression into a common group and to first find the prime implicants of the Boolean logic. ✓ Group the prime implications and from that deduce the essential prime implicants by constructing table. ✓ Further from the essential prime implicants reduce it further to another set of essential prime implicants. ✓ Remove the earlier prime implicants where it only remained with the rows and columns with maximum number of minterm and maxterm. Drawbacks of QM method: a] Prime Implicants grows very huge making the solution space quite large. b] Difficult to generate all PI. [3] Petrick's method: It eliminates the problem of QM method, by reducing or eliminating the EPI rows and columns. [4] Espresso: It produces a minimized table which is very useful for Synthesis of the digital logic. ✓ Other important methods: [1] Consensus theorem: It helps to reduce the redundant terms from the Boolean description. [2] Binary Decision Diagram (BDD): Optimises an expression by factoring into either 0/1 and then decide which path to move. [3] Flattening / Factoring: They are the method to optimise an unoptimized RTL description. #vlsi #asic #electronics #electricalengineering

58

1 Comment

"Discover the key challenges in VLSI design with this deep dive into Antenna Violation and Electromigration! Learn how to detect and prevent these issues to ensure reliable and efficient chip performance. Don’t miss out on essential knowledge for your next VLSI project! 📐💡 Watch now: https://lnkd.in/gvmmZ8Hy #VLSI #Semiconductor #ChipDesign #AntennaViolation #Electromigration #CircuitDesign #TechExplained #IntegratedCircuits #ChipManufacturing #ElectricalEngineering #TechEducation #EDA #SignalIntegrity #TechInnovation #SemiconductorEngineering #VLSITech #VLSICircuits #ElectronicsDesign #ICDesign #DesignVerification #TechTrends"

2

Semiconductors are the backbone of modern technology, but have you heard about VLSI? Prepare to be amazed by the evolution of telecom industry with #TechFacts⚡️ Department of Telecommunications ( DOT ) #didyouknowfacts #facts #semiconductors #vlsi #telecom

7

“𝘼𝙣 𝙝𝙤𝙪𝙧 𝙤𝙛 𝙥𝙡𝙖𝙣𝙣𝙞𝙣𝙜 𝙘𝙖𝙣 𝙨𝙖𝙫𝙚 𝙮𝙤𝙪 10 𝙝𝙤𝙪𝙧𝙨 𝙤𝙛 𝙙𝙤𝙞𝙣𝙜” 𝘿𝙖𝙡𝙚 𝘾𝙖𝙧𝙣𝙚𝙜𝙞𝙚 Looking for something challenging in Dec 2024 ? An agenda full of Assembly , C , C++ , ARM, Firmware, RTOS , Linux etc is available. Each skill from this list itself is challenging for many . #microcontroller #microcontrollers #embedded #embeddedsystem #embeddedlinux #embeddedc #freertos #firmware #firmwareengineer #firmwarejobs #devicedriver #softwareengineers #electronics #embeddedjobs #embeddedsystems #embeddedengineer #embedkari #opentowork #freshers

3

🌟 SystemVerilog (SV) vs Universal Verification Methodology (UVM) 🌟 In the world of VLSI Verification, two critical terms often come up: SystemVerilog (SV) and Universal Verification Methodology (UVM). While they are interconnected, they serve distinct purposes in the verification ecosystem. Here's a concise comparison: 1️⃣ SystemVerilog (SV) Definition: SystemVerilog is a hardware description and verification language (HDVL) that extends Verilog with powerful features for RTL design and verification. Purpose: Provides constructs for design, testbench creation, and low-level verification tasks. Features: Assertions (SVA) for design verification. Randomization for creating diverse test scenarios. Object-oriented programming (OOP) support. Use Case: Suitable for small-scale projects or standalone modules where custom testbenches are created without a structured methodology. 2️⃣ Universal Verification Methodology (UVM) Definition: UVM is a framework built on top of SystemVerilog that standardizes testbench architecture for functional verification. Purpose: Enables scalable, reusable, and industry-standard verification processes. Features: Pre-defined classes for stimulus generation, checking, and coverage. Powerful component hierarchy: Agents, Drivers, Monitors, and Scoreboards. Built-in support for constrained-random verification and functional coverage. Use Case: Ideal for complex designs and large-scale projects requiring reusable verification components and a systematic approach. Key Differences AspectSystemVerilogUVMScopeLanguage for design and verificationMethodology for verification onlyComplexitySuitable for simpler projectsBest for large, hierarchical designsReuseLimited reuse potentialHighly reusable componentsLearning CurveEasier to learnRequires understanding of SV and UVM concepts Which to Choose? For beginners: Start with SystemVerilog to build a solid foundation. For industry-standard verification: Transition to UVM for structured, reusable, and scalable testbenches. SystemVerilog and UVM complement each other, forming the backbone of modern verification flows. Mastering both is key to excelling in the VLSI industry! 🚀 Let me know your thoughts or experiences with SV and UVM! #SystemVerilog #UVM #VLSI #Verification #Semiconductors

84

2 Comments

The electrical specifications for PCIe (Peripheral Component Interconnect Express) are critical to ensuring high-speed data transfer, signal integrity, and compatibility across devices. Below is an overview of the key electrical parameters for PCIe across various generations. PCIe Electrical Specifications 1. Voltage Levels PCIe Standard Voltage: 3.3 V for signaling (control logic), with 12 V for auxiliary power in some configurations. I/O Signaling: Differential Pair Signaling: PCIe uses Low Voltage Differential Signaling (LVDS) with typical voltages around 0.8 Vpp (peak-to-peak) for each lane. 2. Differential Pair Characteristics Differential Signaling: PCIe lanes consist of pairs of signals (e.g., TX+/TX-, RX+/RX-). Data is transmitted as the voltage difference between the positive (P) and negative (N) lines, reducing noise and crosstalk. Impedance: 85 Ω ± 15% (differential impedance) on the transmission line. #Capacitor #Electronics #PassiveComponents #Capacitance #ElectricalEngineering #Resistor #PassiveComponents #Resistance #Inductor #Inductance #ElectronicsDesign #CircuitDesign #PCBDesign #HardwareDesign #PCB #PCBLayout #CircuitLayout #ElectronicsLayout #ElectricalEngineering #EmbeddedSystems #TechDesign #Engineering #Engineering #Electronics #HardwareDesign #PCBDesign #EmbeddedSystems #IoT #CircuitDesign #PowerElectronics #DCDCConverter #SignalIntegrity #HighSpeedDesign #AnalogDesign #DigitalDesign #OrCAD #Cadence #AltiumDesigner #KiCAD #Ethernet #PCIE #DDR #I2C #UART #SPI #Tech #Innovation #STEM #CareerGrowth #ProfessionalDevelopment

58

Finished learning SystemVerilog for RTL verification? What’s next? After completing the fundamentals of SystemVerilog, many of us are unsure about which designs to use to build up experience in creating verification environments from scratch. Building SystemVerilog verification for simple gates like AND does not fully illustrate the concepts of reactive or active drivers, self-checking scoreboards, and the distinction between active and passive agents, nor does it show how we handle different protocol transactions in various components. Starting with basic DUTs like logic gates is a good initial step, but it doesn't provide a complete picture of SystemVerilog's capabilities. Therefore, after learning SystemVerilog, your initial projects should be versatile and cover common scenarios you may encounter in real-world projects. These projects should include a mixture of basic logic gates, combinational circuits, flip-flops, FIFOs, memories, FSMs, communication interfaces, and a few bus protocols. Once you've built basic tests for all the above categories, you are ready to construct a verification environment where multiple agents work synchronously, testing interconnected systems, which are common in SoCs. To build an effective verification environment, we should select DUTs that are straightforward to understand, allowing us to focus more on building the verification environment instead of spending excessive time on the DUT. Understanding DUTs for logic gates, adders, flip-flops, FIFOs, and memory is relatively straightforward, but grasping communication interfaces and bus interfaces DUTs can take several days to fully understand and can sometimes be challenging. Hence, We have develop memories/Slaves for all the communication interfaces and bus protocols so that they can respond to SV transactions, allowing users to focus on the verification environment rather than the DUTs. This way, learners can grasp all of the DUTs in a few minutes and then focus solely on building the verification environment. The good news is we have also added a test cases to verify the most common functionalities for all the DUTs to help beginners get started. This not only helps users understand how to build a verification environment from scratch but also enhances their ability to integrate and improve new test cases, further enriching their SystemVerilog knowledge. The best part is that we discuss both the DUT and the verification environment from scratch, so you can focus more on how to write test cases for any DUT rather than on language constructs. Explore our SYSTEMVERILOG PART 2: Project course that covers building a verification environment from scratch for DFF, FIFO, UART, SPI, I2C, APB, AXI, AHB, and Wishbone here: https://lnkd.in/d3gz5VGE

102

TransSiP offers a range of products focused on Power Integrity (PI) technology, playing a crucial role in various applications. Here are some key products and their use cases: 1. **Symphony PI DC-DC Chipset**: This product delivers high-quality switch-mode DC-DC buck conversion, significantly reducing noise. It's ideal for applications requiring high signal clarity and stability, such as wireless 5G/6G devices, processors, and graphics technologies. #PowerIntegrity #DCDCConversion #5GTechnology 2. **Harmony PI Filter**: This filter works with various DC power supplies to eliminate a wide range of noise in both frequency and time domains. It's perfect for systems needing high precision and reliability, such as biomedical devices, energy harvesting technologies, and national security applications. #Filter #HighPrecision #Biomedical 3. **GNSS Applications**: TransSiP's PI technology enhances signal sensitivity and accuracy in Global Navigation Satellite Systems (GNSS), making it suitable for high-precision positioning applications. #GNSS #HighPrecisionPositioning #NavigationTechnology 4. **Consumer Electronics**: TransSiP's technology is also applied in consumer electronics, providing stable power to enhance user experience and device performance. #ConsumerElectronics #PowerManagement #UserExperience These products and technologies aim to improve system efficiency and performance, especially in noise-sensitive applications, by providing stable and high-quality power signals. #SystemEfficiency #NoiseControl #HighQualityPower #MOBICON #TRANSSIT --- Which product or application are you most interested in?

4

Decoupling Capacitors: The Key to Optimal PCB Design Routing decoupling capacitors near the Vcc pins of a microcontroller is crucial for efficient noise filtering and signal stability. Here are some key reasons why practice is essential: * Shorter Connections: Minimize inductance and resistance for quick response to current demand. * Low Impedance Path: Ensure a stable ground reference for effective noise filtering. * Filtering High-Frequency Noise: Prevent high-frequency noise from disrupting the power supply network. * Stabilizing: Maintain consistent voltage levels to support microcontroller operation. * Preventing Ground Bounce: Mitigate transient ground potential changes for reliable operation. * Reducing Signal Coupling: Enhance signal integrity by minimizing noise interference. * Avoiding Power Supply Disturbances: Ensure a stable power supply for reliable performance. * Improving EMI Performance: Reduce electromagnetic interference for cleaner signals. Practical considerations include PCB layout optimization, using multiple capacitors, and simulating/testing for validation. Remember, decoupling capacitors play a critical role in enhancing the reliability and performance of your electronic systems. Engage with us: Share your thoughts on decoupling capacitors and their impact on PCB design! #PCBDesign #Electronics #Engineering 💡🔧

17

8 Promsing Job Profiles for Freshers in VLSI (with Job Description) 🚀 RTL Design Engineer: The workhorse of front-end design, responsible for translating system specifications into functional RTL code using Verilog or VHDL. They ensure code readability, maintainability, and adherence to coding standards. Example: Designing the control unit for a processor using RTL. 🚀 Verification Engineer: Guarantees the design's correctness by creating test benches, writing test cases, and running simulations. They collaborate with RTL designers to fix bugs and ensure the design meets functional specifications. Example: Developing a test bench to verify if a multiplier unit produces the correct output for various input combinations. 🚀 Design-for-Test (DFT) Engineer: Integrates test circuitry into the design to enable efficient post-manufacturing testing. They understand various DFT techniques and ensure minimal area and performance overhead. Example: Implementing scan chains to facilitate easier testing of internal logic blocks. 🚀 Physical Design Engineer (In some cases for freshers): While typically a back-end role, some companies might offer opportunities for freshers to assist with initial floorplanning tasks or placement of standard cells. Example: Assisting with floorplanning the top-level blocks of a design to optimize chip area. 🚀 FPGA Design/Prototyping Engineer: Utilizes FPGAs (Field-Programmable Gate Arrays) to emulate the design behavior before chip fabrication. They perform RTL-to-FPGA synthesis and leverage debugging skills to identify and fix issues. Example: Implementing a communication protocol on an FPGA to validate its functionality before integrating it into the final chip design. 🚀 Logic Synthesis Engineer: Focuses on optimizing the RTL code for efficient synthesis into a gate-level netlist. They understand synthesis tools and techniques to ensure the design meets performance and area constraints. Example: Analyzing the critical path of a design and applying optimizations to improve its timing performance during synthesis. 🚀 Low-Power Design Engineer: Emphasizes techniques to reduce power consumption in the design. They explore clock gating, power gating, and voltage scaling methods while ensuring functional correctness. Example: Implementing clock gating for unused portions of the design to minimize dynamic power consumption. 🚀 Pre-Silicon Validation Engineer: Concentrates on validating the design functionality in a simulated environment before silicon fabrication. They utilize simulation tools, scripting languages, and verification methodologies to ensure a robust design. Example: Developing a comprehensive verification plan to cover various corner cases and stress scenarios using simulation tools. A detailed post is in comments. For all semiconductor and AI related content, follow TechoVedas

309

14 Comments

FREE UVM TRAININGS A lot of VLSI Aspirants complained that they could not find any good source to learn UVM for free. Well, UVM cookbook is one good source that you can find. There are also some Free blogs & sites where you can go & learn UVM. However, I thought why not start a UVM tutorials with proper explaining of each & every UVM concept in easy language. So, I started UVM basics series. I have started uploading video lectures for same. More content on UVM will be uploaded in coming days. Meanwhile you can get started with this series for UVM Basics. Link in COMMENT So share with anyone who is interested in learning UVM. #rtldesign #rtl #digital #digitalelectronics #digitalelectronics #lectures #computerengineering #computerarchitecture #vlsidesign #vlsi #vlsitraining #vlsijobs #vlsiprojects #verification #verificationengineer #physicaldesign #pd #physicaldesignengineer #semiconductor #semiconductorindustry #career #careerdevelopment #careerguidance #resume #resumebuilding #resumereview #mentor #mentorship #vlsihelpinghands #switispeaks #switipinjani #coding #codinglife #codingtutorial #codingtips #codingjourney #programming #programmer #education #computer #guidance #interview #selfimprovement #selfdevelopment #motivation #careerdevelopment #careers #learning #sv #uvm #systemverilog #soc #ip #asics #cpu #processor #hardwaredescriptionlanguage #cpu #gpu #graphics #supercomputer #tutorial

125

3 Comments